Optical Satellite Downlink
The successful candidate is familiar with embedded design of firmware for FPGA-based systems. This position requires the ability to perform all phases of firmware development, testing and debugging, as well as a basic understanding of hardware design (EE) in and around a microcontroller and/or DSP-based modules. Basic knowledge of the IEEE 802.3 Ethernet Standard and familiarity with ALTERA’s FPGAs are a plus.
Your work in context of the Master Thesis:
Look forward to a fulfilling job with an employer who appreciates your commitment and supports your personal and professional development.
Our unique infrastructure offers you a working environment in which you have unparalled scope to develop your creative ideas and accomplish your professional objectives.
Disabled applicants with equivalent qualifications will be given preferential treatment.
Duration of contract:
Institute of Communications and Navigation
Tel: +49 8153 28-2308
Exciting challenges for inquisitive people: write your thesis at DLR!
Your way to DLR: here's how you should apply.